Performance Analysis of the Synchronization Mechanism Used at the Virus Interface - Electronics, Circuits, and Systems, 1996. ICECS '96., Proceedings of the Third IEEE International
نویسندگان
چکیده
Copyright Notice: This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted or mass reproduced without the explicit permission of the copyright holder.
منابع مشابه
Design of a TE-pass reflection mode optical polarizer
http://www.kfupm.edu.sa Design Of A TE-Pass Reflection Mode Optical Polarizer Khan, M.A. Jamid, H.A.; Dept. of Electr. Eng., King Fahd Univ. of Pet. & Miner., Dhahran, Saudi Arabia; Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International conference;Publication Date: 14-17 Dec. 2003;Vol: 2,On page(s): 695698 Vol.2;ISBN: 0-7803-8163-7 King Fahd Unive...
متن کاملPublished in the Proceedings of the Third Ieee International Conference on Electronics Circuits and Systems Icecs Rodos Greece October a Method for All Positive Optical Multilayer Perceptrons
The most promising approaches for optical neural networks are based on intensity encoding However a serious drawback of intensity encoding is the lack of negative values and optical subtraction which are essential for rendering neural networks useful To overcome the need for optical subtraction a novel training method is described here that is es pecially useful for optical multilayer neural ne...
متن کاملHigh-performance and Low-power Clock Branch Sharing Pseudo-NMOS Level Converting Flip-flop
Multi-Supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overheads due to insertion of Level Converting Flip-Flops (LCFF) at the interface from low-supply to high-supply clusters to simultaneously perform latching and level conversion. In this p...
متن کاملA Digital Phase Locked Loop based System for Nakagami -m fading Channel Model
Index Terms Computer Science [1] Fahim, A. M. And Elmasry, M. I. 2003. A Fast Lock Digital Phase-locked-loop Architecture For Wireless Applications, Ieee Transactions On Circuits And Systems-ii: Analog And Digital Signal Processing, Vol. 50, No. 2, Feb. , 2003. [2] Saber, M. , Jitsumatsu,y. And Khan, M. t. a. 2010. Design And Implementation Of Low Power Digital Phase-locked Loop, Proceedings Of...
متن کاملImproving Linearity of CMOS Variable-gain Amplifier Using Third-order Intermodulation Cancellation Mechanism and Intermodulation Distortion Sinking Techniques
This paper presents an improved linearity variable-gain amplifier (VGA) in 0.18-µm CMOS technology. The linearity improvement is resulted from employing a new combinational technique, which utilizes third-order-intermodulation (IM3) cancellation mechanism using second-order-intermodulation (IM2) injection, and intermodulation distortion (IMD) sinking techniques. The proposed VGA gain cell co...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998